Ok, Dale, let’s make sure that I understand the goal. The original question seemed possibly different what with verilator stuff…
So, you want to ensure that QSpice takes a sample at exactly every 5ns of the simulation clock, right? The timing of that is independent of any input voltages, right?
–robert