Sinc3 filter block in Verilog

Hi,

has anyone tried to implement a sinc3 filter with Verilog in QSPICE?

Best regards
Markus