Passing parameters into a verilog block

[RDunn]

Hi, Dave.

I’m just guessing (I’m not a Verilog guy) but the error suggests that the problem is on the QSpice schematic end. Can you post schematic, code, etc?

–robert