I have never used a string data type in Verilog, but it sounds like fun. If you figure it out, let us know.