Higher Vds_on when SiC current is reversed

QSPICE
1

I have created the schematic below to compare the voltage drop across a built-in SiC mosfet in QSPICE. The result shows that the voltage drop at net M2 is higher than the voltage drop at net M1 in the on condition. Aren’t they supposed to have the same voltage drop in the “on” condition?

image
image2902×1384 121 KB

image
image1004×639 72.1 KB

1 Like
2

There would be a slight difference, due to different voltages drop across source vs drain resistances when inverted because the different drop across the source(or drain used as source) gobbling up a different amount of the extrinsic gate-source voltage, but nowhere never that large.

There was a problem in the Level 2010 MOSFET device equations. It’s fixed now. Please do an update.

–Mike

1 Like
3

Thanks. Confirmed, it is fixed now. - Andrew